Peter Gwozdz

cupertino, California

Materials Engineering

Semiconductor Processing

Multilevel Interconnect

Planarization

CMP - Chemical Mechanical Planarization

Chemical Vapor Deposition

Plasma Enhanced Chemical Vapor Deposition

Semiconductor Contamination Control

Defects in Oxide

Defects in Silicon

View all (16)

Microcontamination

Plasma Etching

Photolithography

Power Transistors

Semiconductor Devices

Transistors

Unlock Full Profile

Direct contact details on file

Use 1 credit to reveal Peter's full profile, including contact information, credentials, and complete work history. If they don't respond within 5 days, your credit is refunded.